

<b>Notice of References Cited</b>			Application No. <b>08/371,973</b>		Applicant(s) <b>Hori et al.</b>	
			Examiner <b>Stephen M. Baker</b>		Group Art Unit <b>2306</b>	Page 1 of 1

  

U.S. PATENT DOCUMENTS						
*	DOCUMENT NO.	DATE	NAME	CLASS	SUBCLASS	
x	A	2,697,201	Harder	323	229	
x	B	3,742,338	Sugano et al.	323	281	
x	C	4,368,524	Nakamura et al.	365	226	
x	D	4,455,628	Ozaki et al.	365	226	
x	E	4,495,622	Charrau	324	73R	
	F					
	G					
	H					
	I					
	J					
	K					
	L					
	M					

  

FOREIGN PATENT DOCUMENTS						
*	DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUBCLASS
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

  

NON-PATENT DOCUMENTS		
*	DOCUMENT (Including Author, Title, Source, and Pertinent Pages)	DATE
x	U Buchsbaum, W., Encyclopedia of Integrated Circuits, Prentice-Hall, pp. 65, 67, 113, 114.	1/1987
x	V Itoh, K. et al., "An Experimental 1Mb DRAM with On-Chip Voltage Limiter", IEEE International Solid-State Circuits Conference, pp. 282-283.	1/1984
x	W Love, R. et al., "Width-to-Length Ratio Design Program for Interacting Static FET Circuits", IBM Technical Disclosure Bulletin, Vol. 16, No. 11, pp. 3671-3673.	4/1974
	X	

\* A copy of this reference is not being furnished with this Office action.  
(See Manual of Patent Examining Procedure, Section 707.05(a).)